Abstract
Image processing has an important role in signal processing. The occurrence of noise in the image can degrade its quality and can cause loss of information. In this paper, design of Gaussian, mean, and median filters is considered. Gaussian and mean filters are linear filters and are designed using convolution between 3 × 3 image pixel matrix and kernel matrix. The median filter is a nonlinear filter. An SRAM-based FPGA implementation of such a filter is susceptible to memory bit flips that are caused by single-event upsets (SEUs). Hence, a protection method is needed to ensure proper working of the median filter. Here, the median filter design proposed in (Aranda et al. in J. IEEE Transactions on Nuclear Science 64:2219–2226, 2017 [7]) is used to check if the median value obtained is within a dynamic range. The performance of these three filters is evaluated by considering image quality metrics such as PSNR and correlation coefficient with four different noises. The results show choice of the filter for denoising, based on the type of noise present in the image. In recent times, FPGA technology has become a reliable method for implementing image processing algorithms due to their fast response compared to image processing in MATLAB. The noisy image to pixel conversion is done in MATLAB. The 3 × 3 sliding window approach is used for filter coding in Verilog, and the FPGA synthesis on virtex5 is done with Xilinx ISE 14.5. The images are reconstructed with filtered pixels in MATLAB.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Talbi, F., Alim, F., Seddiki, S., Mezzah, I., Hachemi, B.: Separable convolution gaussian smoothing filters on a Xilinx FPGA platform. In: International Conference on Innovative Computing Technology (INTECH), pp. 112–117. Galcia (2015)
Cabello, F., León, J., Iano, Y., Arthur, R.: Implementation of a fixed-point 2D Gaussian filter for image processing based on FPGA. In: Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA), Poznan (2015)
Khorbotly, S., Hassan, F.: A modified approximation of 2D Gaussian smoothing filters for fixed-point platforms. In: IEEE 43rd Southeastern Symposium on System Theory, AL, pp. 151–159. Auburn (2011)
Kabbai, L., Sghaier, A., Douik, A., Machhout, M.: FPGA Implementation of filtered image using 2D Gaussian filter. J. Int. J. Adv. Comput. Sci. Appl. 7, 514–520 (2016)
Batcher, K.E.: Sorting networks and their applications. In: Proceedings Apr. 30–May 2, 1968, Spring Joint Computer Conference (AFIPS). pp. 307–314. New York, USA (1968)
Farmahini, F.A., Duwe, H.J., III., Schulte, M.J., Compton, K.: Modular design of high-throughput, low-latency sorting units. J. IEEE Trans. Comput. 62(7), 1389–1402 (2013)
Chen, R., Prasanna, V.K.: Computer generation of high throughput and memory efficient sorting designs on FPGA. J. IEEE Trans. Parallel Distrib. Syst. 28(11), 3100–3113 (2017)
Aranda, L.A., Reviriego, P., Maestro, J.A.: Error detection technique for a median filter. J. IEEE Trans. Nuclear Sci. 64(8), 2219–2226 (2017)
Alsharif, M.N.: Real time image processing for lane following. Master Thesis (2014)
Tahiyah, N.S., Vikramkumar, P., Sridharan, K., Vineetha, T., Arthi, J.: Very large-scale integration architecture for video stabilisation and implementation on a field programmable gate array-based autonomous vehicle. J. IET Comput. Vision 9(4), 559–569 (2015)
Aranda, L.A., Reviriego, P., Maestro, J.A.: A fault-tolerant implementation of the median filter. In: 16th European Conference on Radiation Effects on Components and Systems (RADECS), Bremen, Germany (2016)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Shirakol, S.K., Hiremath, V., Kerur, S.S. (2021). FPGA-Based Implementation of Digital Filters for Image Denoising. In: K V, S., Rao, K. (eds) Smart Sensors Measurements and Instrumentation. Lecture Notes in Electrical Engineering, vol 750. Springer, Singapore. https://doi.org/10.1007/978-981-16-0336-5_14
Download citation
DOI: https://doi.org/10.1007/978-981-16-0336-5_14
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-0335-8
Online ISBN: 978-981-16-0336-5
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)