Skip to main content

Part of the book series: Computational Microelectronics ((COMPUTATIONAL))

  • 362 Accesses

Abstract

In the early days of transistor applications in electronic circuits the design of these circuits relied heavily on empirical methods; with a certain concept in mind the designer actually built his circuit on a (printed-)circuit board with discrete elements (capacitors, resistors, inductors, transistors, etc.) and checked its electrical performance. If the result was not satisfactory, the discrete elements were changed in value and/or type, until the electrical specifications were met. This empirical procedure was called breadboarding. With the advent of the integrated circuit this method was no longer appropriate, mainly for two reasons:

  • discrete elements have properties different from their integrated counter-parts. In the first place the integrated circuit has a substrate, common to all elements, that has to be taken into account (e.g. the parasitic pnp transistor, accompanying each vertical npn transistor, and the coupling between the various devices via the substrate). Furthermore, integrated resistors have rather large parasitic capacitances, etc.

  • the distances between the discrete elements of a breadboarded circuit are much larger (tens of millimetres) than those in integrated circuits (tens of microns) and so are the interconnections. Moreover, discrete elements are encapsulated. This means that the parasitic capacitive coupling between the elements in a breadboarded circuit is quite different from that in an integrated circuit and the self-inductances of the interconnection lines in a breadboarded circuit are much larger.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. L. W. Nagel: SPICE2—A Computer Program to Simulate Semiconductor Circuits. Electr. Res. Lab. Memo ERL-M520, University of California, Berkeley (1975).

    Google Scholar 

  2. W. L. Engl, H. K. Dirks, B. Meinerzhagen: Device Modeling. Proc. IEEE 71, 10 (1983).

    Article  Google Scholar 

  3. J. Tasselli, A. Marty, J. P. Bailbe, G. Key: Verification of the Charge-Control Model for GaAlAs/GaAs Heterojunction Bipolar Transistors. Solid-St. Electr. 29, 919 (1986).

    Google Scholar 

  4. W. M. Coughran, E. H. Grosse, D. J. Rose: Aspects of Computational Circuit Analysis. Techn. Memo, AT & T Bell Labs, June 26 (1986).

    Google Scholar 

  5. J. A. Barby: Multidimensional Splines for Modeling FET Non-Linearities. Thesis UW/ICR 86-01, Inst. Comp. Research, University of Waterloo (1986).

    Google Scholar 

  6. W. L. Engl, R. Laur, H. K. Dirks: MEDUSA—A Simulator for Modular Circuits. IEEE Trans, on CAD, CAD-1, (1982).

    Google Scholar 

  7. E. J. Prendergast: An Integrated Approach to Modeling. NASECODE IV, 83 (1985).

    Google Scholar 

  8. V. Marash, R. W. Dutton: Methodology for Submicron Device Model Development. IEEE Trans. CAD 7, 299 (1988).

    Google Scholar 

  9. D. Chin, M. Kump, H. Lee, R. W. Dutton: Process Design Using Two-Dimensional Process and Device Simulators. IEEE Trans. Electr. Dev. ED-29, 336 (1982).

    Google Scholar 

  10. J. W. Slotboom: Iterative Scheme for 1- and 2-Dimensional dc Transistor Simulation. Electr. Lett. 5, 677 (1969).

    Article  Google Scholar 

  11. S. Selberherr, A. Schutz, H. W. Pötzl: MINIMOS—A Two-Dimensional MOS Transistor Analyzer. IEEE Trans. Electr. Dev. ED-27, 1540 (1980).

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag/Wien

About this chapter

Cite this chapter

de Graaff, H.C., Klaassen, F.M. (1990). Introduction. In: Compact Transistor Modelling for Circuit Design. Computational Microelectronics. Springer, Vienna. https://doi.org/10.1007/978-3-7091-9043-2_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-7091-9043-2_1

  • Publisher Name: Springer, Vienna

  • Print ISBN: 978-3-7091-9045-6

  • Online ISBN: 978-3-7091-9043-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics