Abstract
The design of today’s embedded systems requires a complex verification process. In particular, due to the strong hardware/software interdependence, debugging the embedded software is a demanding task. We have previously reported our results about the development of a framework that enables the Assertion-Based Verification (ABV) of temporal requirements for high-level reference models of such systems. In this paper, we describe conceptual and practical improvements of this monitoring infrastructure to give the user the possibility to customize and to optimize the verification process. Experimental results on industrial case studies illustrate the benefits of the approach.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Carloni, L., De Bernardinis, F., Pinello, C., Sangiovanni-Vincentelli, A., Sgroi, M.: Platform-Based Design for Embedded Systems, http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.66.7365
Grötker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer Academic Pub. (2002)
Klingauf, W., Burton, M., Günzel, R., Golze, U.: Why We Need Standards for Transaction-Level Modeling. SOC Central (2007)
IEEE Std 1666-2005, IEEE Standard SystemC Language Ref. Manual (2005)
Cai, L., Gajski, D.: Transaction Level Modeling: An Overview. In: Proc. International Conference CODES+ISSS 2003 (2003)
IEEE Std 1850-2005, Standard for Property Specification Language, PSL (2005)
Pierre, L., Ferro, L.: A Tractable and Fast Method for Monitoring SystemC TLM Specifications. IEEE Transactions on Computers 57 (2008)
Ferro, L., Pierre, L., Bel Hadj Amor, Z., Lachaize, J., Lefftz, V.: Runtime Verification of Typical Requirements for a Space Critical SoC Platform. In: Salaün, G., Schätz, B. (eds.) FMICS 2011. LNCS, vol. 6959, pp. 21–36. Springer, Heidelberg (2011)
Pierre, L., Ferro, L., Bel Hadj Amor, Z., Bourgon, P., Quévremont, J.: Integrating PSL Properties into SystemC Transactional Modeling - Application to the Verification of a Modem SoC. In: Proc. IEEE SIES 2012 (2012)
Biere, A.: Resolve and expand. In: Hoos, H.H., Mitchell, D.G. (eds.) SAT 2004. LNCS, vol. 3542, pp. 59–70. Springer, Heidelberg (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 IFIP International Federation for Information Processing
About this paper
Cite this paper
Chabot, M., Pierre, L. (2014). A Customizable Monitoring Infrastructure for Hardware/Software Embedded Systems. In: Merayo, M.G., de Oca, E.M. (eds) Testing Software and Systems. ICTSS 2014. Lecture Notes in Computer Science, vol 8763. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-44857-1_12
Download citation
DOI: https://doi.org/10.1007/978-3-662-44857-1_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-44856-4
Online ISBN: 978-3-662-44857-1
eBook Packages: Computer ScienceComputer Science (R0)