Abstract
Each and every day new technology is being established which is miniaturized and challenging the low power than existing design. All the gates used in the design is reversible to achieve low power and less complexity. In past few decades reversible enlarges its applications in modern computing environment. Reversible gates can be executed using any Boolean function. In a modern computing environment adders plays important role for addition process as well as for subtraction. This paper proposes a modified reversible parallel and serial adder/subtraction circuit using Dual Key Gate (DKG) and SG gate. The performance of parallel adder/subtractor circuit design using dual key gate and serial adder/subtractor using dual key gate with SG gate is simulated and synthesized using Xilinx. The performance of this circuit is compared with existing design using Feynman gate and toffoli gate based on complexity, low power and Garbage input/outputs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Schrom, G.: Ultra-Low-Power CMOS Technology, PhD thesis, technschen Universitat Wien (June, 1998).
Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183–191 (1961)
Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525–532 (1973)
Nielson, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge Univ, Press (2000)
Knill, E., Laflamme, R., Milbun, G.J.: A scheme for efficient quantum computation with linear optics. Nature 409(6816), 46–52 (2001)
Fredkin, E., Toffoli, T.: Conservative logic. Int. J. Theor. Phys. 21(3–4), 219–253 (1982)
Feynman, R.P.: Quantum Mechanical Computers. Optics News 11(2), 11–20 (1985)
Merkle, R.C.: Two types of mechanical reversible logic. Nanotechnology 4(2), 114 (1993)
Sayem, A.S.M., Ueda, M.: Optimization of reversible sequential circuits. J. Comput. (2010)
Krishnaveni, D., GeethaPriya, M.: Design of an Efficient Reversible 8 x 8 Wallace Tree Multiplier. Submitted for Review to Circuits and Systems-I Journal, IEEE (2012)
Srinivasa Rao, N.: Serial adder using reversible gates. Int. J. Adv. Res. Comput. Commun. Eng. 4(5) (2015)
Rangaraju, H.G., Venugopal, U., Muralidhara, K.N. and Raja, K.B.: Low Power Reversible Parallel Binary Adder/Subtractor. arXiv preprint arXiv:1009.6218 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Bhuvaneswary, N., Prabu, S., Karthikeyan, S., Kathirvel, R., Saraswathi, T. (2021). Low Power Reversible Parallel and Serial Binary Adder/Subtractor. In: Balas, V.E., Solanki, V.K., Kumar, R. (eds) Further Advances in Internet of Things in Biomedical and Cyber Physical Systems. Intelligent Systems Reference Library, vol 193. Springer, Cham. https://doi.org/10.1007/978-3-030-57835-0_12
Download citation
DOI: https://doi.org/10.1007/978-3-030-57835-0_12
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-57834-3
Online ISBN: 978-3-030-57835-0
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)