Abstract
This chapter considers the problem of minimizing signal delay for performance-driven system design. The signal delay objective moves us from the unoriented pointset P of the Steiner problem to an oriented signal net S which has an identified source. Optimal-delay wiring geometries can differ substantially from those of optimal-area (Steiner minimal tree) solutions, particularly as technology moves into submicron regimes and layout dimensions continue to increase. Our discussion reflects the history of our recent research, which has addressed four major issues.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Kahng, A.B., Robins, G. (1995). Delay. In: On Optimal Interconnections for VLSI. The Springer International Series in Engineering and Computer Science, vol 301. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2363-2_3
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2363-2_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5145-8
Online ISBN: 978-1-4757-2363-2
eBook Packages: Springer Book Archive