Abstract
The design of the memory subsystem has received considerable attention among computer designers because of the crucial role played by memory in processor-based computation: the execution of every single instruction involves one or more accesses to memory. With the explosion of the memory requirements of application programs and the outpacing of the memory access speeds by processor speeds, the memory interface quickly became a major bottleneck. Since a larger memory implies a slower access time to a given memory element, computer architects have devised a memory hierarchy, consisting of several levels of memory, where higher levels comprise larger memory capacity and hence, longer access times. The memory hierarchy operates on the principle of locality of reference: Programs tend to reuse instruction and data they have used recently [HP94]. Thus, the first time an instruction or data is accessed, it might have to be fetched from a higher memory level, incurring a relatively higher memory access time penalty. However, it can now be stored in a lower memory level, leading to faster retrieval on subsequent accesses to the same instruction or data.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media New York
About this chapter
Cite this chapter
Panda, P.R., Dutt, N., Nicolau, A. (1999). Background. In: Memory Issues in Embedded Systems-on-Chip. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5107-2_2
Download citation
DOI: https://doi.org/10.1007/978-1-4615-5107-2_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7323-0
Online ISBN: 978-1-4615-5107-2
eBook Packages: Springer Book Archive