Abstract
Visual data flow environments are ideally suited for modeling digital signal processing (DSP) systems, as many DSP algorithms are most naturally specified by signal flow graphs. Although several academic and commercial frameworks provide a high level of abstraction for modeling DSP systems, they have drawbacks as design tools for FPGAs. They do not provide efficient implementations, and their system behavior only approximates the hardware implementation. In this paper, we describe a software system that employs a visual data flow environment for system modeling and algorithm exploration. In this environment, the bit and cycle behavior of the FPGA implementation are manifest. By observing circuit behavior in the system environment, one obtains significant speed improvement over hardware simulation, while gaining substantial flexibility afforded by functional abstraction. In addition, the software automatically generates a faithful hardware implementation from the system model. Specific issues addressed include the mapping of system parameters into implementation (e.g., sample rates, enables), and implications of system modeling for testing (e.g., testbench generation).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
H. Dick and f. j. harris, “Configurable Logic for Digital Communications: Some Signal Processing Perspectives”, IEEE Comm. Magazine, vol. 2, Aug. 1999, pp. 107–111.
C. H. Dick and H. M. Pedersen, “Design and Implementation of High-Performance FPGA Signal Processing Datapaths for Software Defined Radios”, Embedded Systems Conference Apr. 2001.
Virtex-II Platform FPGA Handbook, Xilinx, Inc., 2001.
M. Gokhale, J. Stone, and J. Arnold, “Stream-Oriented FPGA Computing in the Streams-C High Level Language”, in Proc. FCCM00, B. Hutchings (ed.), IEEE Computer Society Press, 2000, pp. 49–56.
J. Eyre, “The Digital Signal Processor Derby”, IEEE Spectrum, June 2001, pp. 62–68.
M. R. Sturgill et. al., “Design and Verification of Third Generation Wireless Communication Systems”, White Paper, Cadence Design Systems, Inc.
E. Lee, “What’s Ahead for Embedded Software ”, IEEE Computer, vol. 33, no. 9, September 2000, pp. 18–26.
B. Levine et. al., “Mapping of an Automated Target Recognition Application from a Graphical Software Environment to FPGA-based Reconfigurable Hardware”e, in Proc. FCCM99, K.L. Pocek and J.M. Arnold (eds.), IEEE Computer Society Press, 1999, pp. 292–293.
M. Schiff, “Baseband Simulation of Communications System”, Application Note AN133, Elanix, Inc., April 2000.
R. Lagadec, D. Pellooni, and D. Weiss, “A 2-channel, 16-bit Digital Sampling Rate Converter for Professional Digital Audio”, Proc. IEEE Intl. Conf. ASSP, April 1982, pp. 93–96.
S. A. White, “Applications of Distributed Arithmetic to Digital Signal Processing”, IEEE ASSP Magazine, Vol. 6(3), July 1989, pp. 4–19.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hwang, J., Milne, B., Shirazi, N., Stroomer, J.D. (2001). System Level Tools for DSP in FPGAs. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_55
Download citation
DOI: https://doi.org/10.1007/3-540-44687-7_55
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42499-4
Online ISBN: 978-3-540-44687-3
eBook Packages: Springer Book Archive