Abstract
Modern portable or embedded systems support more and more complex applications. These applications make embedded devices require not only low power-consumption, but also high computing performance. To enhance performance while hold energy constraints, some high-end embedded processors, therefore, adopt conventional features to exploit instruction-level parallelism and increase clock rates. The reorder buffer (ROB) and the register file are the two most critical components to implement these features. The cooperation of them, however, causes serious leakage power, especially for a large register file. In this paper, we propose a pure hardware approach to reduce the leakage power for the register file, such that more complex features (e.g., out-of-order execution, speculation execution, etc) can be applied to high-end embedded processors. In the proposed approach, we design a monitoring scheme in the pipeline datapath to identify the timing of powering up or powering down a register. Simulation results show that our approach saves at least 50% power consumption of the register file, with almost negligible performance lost.
Chapter PDF
Similar content being viewed by others
Keywords
References
Furber, S.B., Garside, J.D., Gilbert, D.A.: AMULET-3: a high-performance self-timed ARM microprocessor. In: Proc. International Conference on Computer Design: VLSI in Computers and Processors, pp. 247–252 (1998)
Intel XscaleTM Technology, http://www.intel.com/design/intelxscale/
Zhang, W., et al.: Reducing Instruction Cache Energy Consumption Using a Compiler-based Strategy. ACM Transactions on Architecture and Code Optimization 1(1), 3–33 (2004)
Ponomarev, D., et al.: Energy-Efficient Design of the Reorder Buffer. In: Proc. the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 289–299 (2002)
Kucuk, G., et al.: Complexity-Effective Reorder Buffer Designs for Superscalar Processor. IEEE Transactions on Computers 53(6), 653–665 (2004)
Ayala, J.L.: Power-Aware Compilation for Register File Energy Reduction. International Journal of Parallel Progreamming 31(6), 451–467 (2003)
Shieh, W.-Y., Chen, C.-C.: Exploiting Register-usage for Saving Register-file Energy in Embedded Processors. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds.) EUC 2005. LNCS, vol. 3824, pp. 37–46. Springer, Heidelberg (2005)
Monreal, T., Vinals, V., Gonzalez, J., Gonzalez, A., Valero, M.: Late Allocation and Early Release of Physical Registers. IEEE Transactions on Computers 53(10), 1244–1259 (2004)
Ponomarev, D., Kucuk, G., Ergin, O., Ghose, K.: Isolating Short-Lived Operands for Energy Reduction. Computers, IEEE Transactions 53(6), 697–709 (2004)
Intel Corp.: The Intel Architecture Software Developers Manual (1999)
Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: exploiting generational behavior to reduce cache leakage power. In: Proc. 28th Annual International Symposium on Computer Architecture, pp. 240–151 (2001)
Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison (1997)
Brooks, D., et al.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: Proc. The 27th International Symposium on Computer Architecture, pp. 83–94 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shieh, WY., Chen, HD. (2006). Saving Register-File Leakage Power by Monitoring Instruction Sequence in ROB. In: Zhou, X., et al. Emerging Directions in Embedded and Ubiquitous Computing. EUC 2006. Lecture Notes in Computer Science, vol 4097. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11807964_77
Download citation
DOI: https://doi.org/10.1007/11807964_77
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36850-2
Online ISBN: 978-3-540-36851-9
eBook Packages: Computer ScienceComputer Science (R0)