Access provided by Autonomous University of Puebla. Download to read the full chapter text
Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Verilog-AMS Language Reference Manual, Version 2. 2, Accellera International, Inc.
VHDL 1076. 1 Language Reference Manual, IEEE.
Lemaitre, L.; McAndrew, C.; Hamm, S. “ADMS - automatic device model synthe-sizer”, Proc. IEEE CICC, May 2002, 27-30.
Kundert, K. “Automatic model compilation - an idea whose time has come”, The Designer’s Guide, May 2002, (http://www.designers-guide.com).
Mierzwinski, M.; O’Halloran, P.; Troyanovsky, B.; Dutton, R. “Changing the paradigm for compact model integration in circuit simulators using Verilog-A”, February 2003, 376-379.
Troyanovsky, B.; O’Halloran, P.; Mierzwinski, M. “Portable high - performance models using Verilog-A”, IEEE Conf. MTT, June 2003.
Coram, G. J.; “How to (and how NOT to) write a compact model in Verilog-A”, Proc. BMAS 2004. CA: San Jose, October 21-22, 2004, 97-106.
Kundert, K. “Hidden State in SpectreRF”, The Designer’s Guide, May 2003, (http://www.designers-guide.com).
Kundert, K.; White, J.; Sangiovanni-Vincentelli, A. Steady-State Methods for Simu-lating Analog and Microwave Circuits. Kluwer Academic Publishers, 1990.
Troyanovsky, B.; O’Halloran, P.; Mierzwinski, M. “Analog RF model development with Verilog-A”, IEEE Radio Frequency IC Sympos., June 2005.
Kundert, K. The Designer’s Guide to SPICE and Spectre. Kluwer Academic Pub-lishers, 1995.
Lemaitre, L.; Coram, G.; McAndrew, C.; Kundert, K. “Extensions to Verilog-A to support compact device modeling”, Proc. BMAS, October 2003, 134-138.
Angelov, I.; Zirath, H.; Rorsman, N. “A new empirical nonlinear model for HEMT and MESFET devices”, IEEE Trans. Microwave Theory and Tech., December 1992, 40 (12).
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Troyanovsky, B., O'Halloran, P., Mierzwinski, M. (2006). Compact modeling in Verilog-A. In: GRABINSKI, W., NAUWELAERS, B., SCHREURS, D. (eds) TRANSISTOR LEVEL MODELING FOR ANALOG/RF IC DESIGN. Springer, Dordrecht. https://doi.org/10.1007/1-4020-4556-5_10
Download citation
DOI: https://doi.org/10.1007/1-4020-4556-5_10
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-4555-4
Online ISBN: 978-1-4020-4556-1
eBook Packages: EngineeringEngineering (R0)