Abstract
In this paper, we explain hardware abstraction layer (HAL) and related issues in the context of SoC design. First, we give a HAL definition and examples of HAL function. HAL gives an abstraction of HW architecture to upper layer software (SW). It hides the implementation details of HW architecture, such as processor, memory management unit (MMU), cache, memory, DMA controller, timer, interrupt controller, bus/bus bridge/network interface, I/O devices, etc. HAL has been used in the conventional area of operating system to ease porting OSs on different boards. In the context of SoC design, HAL keeps still the original role of enabling the portability of upper layer SW. However, in SoC design, the portability impacts on the design productivity in two ways: SW reuse and concurrent HW and SW design. As in the case of HW interface standards, e.g. VCI, OCP-IP, etc., the HAL API needs also a standard. However, contrary to the case of HW interface, the standard of HAL API needs to be generic not only to support the common functionality of HAL, but also to support new HW architectures in application-specific SoC design with a guideline for HAL API extension. We present also three important issues of HAL for SoC design: HAL modelling, application-specific and automatic HAL design.1
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Virtual Socket Interface Alliance, http://www.vsi.org/
D. Probert, et al. “SPACE: A New Approach to Operating System Abstraction.” Proceedings of International Workshop on Object Orientation in Operating Systems, pp. 133–137, October 1991.
S. M. Tan, D. K. Raila, and R. H. Campbell. “An Object-Oriented Nano-Kernel for Operating System Hardware Support.” In Fourth International Workshop on Object-Orientation in Operating Systems, Lund, Sweden, August 1995.
S. Wang, S. Malik, and R. A. Bergamaschi, “Modeling and Integration of Peripheral Devices in Embedded Systems.” Proceedings of DATE (Design, Automation, and Test in Europe), March 2003.
S. Yoo, A. Bouchhima, I. Bacivarov, and A. A. Jerraya. “Building Fast and Accurate SW Simulation Models based on SoC Hardware Abstraction Layer and Simulation Environment Abstraction Layer.” Proceedings of DATE, March 2003.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Yoo, S., Jerraya, A.A. (2003). Introduction to Hardware Abstraction Layers for SoC. In: Jerraya, A.A., Yoo, S., Verkest, D., Wehn, N. (eds) Embedded Software for SoC. Springer, Boston, MA. https://doi.org/10.1007/0-306-48709-8_14
Download citation
DOI: https://doi.org/10.1007/0-306-48709-8_14
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7528-5
Online ISBN: 978-0-306-48709-5
eBook Packages: Springer Book Archive