Abstract
The basic requirements on process design of extremely scaled devices involve appropriate work function and tight doping control due to their significant effect on the threshold voltage as well as other critical electrical parameters such as drive current and leakage. This paper presents a simulation study of 22-nm fin field-effect transistor (FinFET) performance based on various process design considerations including metal gate work function (WF), halo doping (N halo), source/drain doping (N sd), and substrate doping (N sub). The simulations suggest that the n-type FinFET (nFinFET) operates effectively with lower metal gate WF while the p-type FinFET (pFinFET) operates effectively with high metal gate WF in 22-nm strained technology. Further investigation shows that the leakage reduces with increasing N halo, decreasing N sd, and increasing N sub. Taguchi and Pareto analysis-of-variance approaches are applied using an L27 orthogonal array combined with signal-to-noise ratio analysis to determine the best doping concentration combination for 22-nm FinFETs in terms of threshold voltage (V t), saturation current (I on), and off-state current (I off). Since there is a tradeoff between I on and I off, the design with the nominal-is-best V t characteristic is proposed, achieving nominal V t of 0.259 V for the nFinFET and −0.528 V for the pFinFET. Pareto analysis revealed N halo and N sub to be the dominant factor for nFinFET and pFinFET performance, respectively.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
International Technology Roadmap for Semiconductors (ITRS, 2014). http://www.itrs2.net/. Accessed 15 May 2016.
K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, Proc. IEEE 91, 305 (2003).
H. Hussin, N. Soin, M.F. Bukhori, S.W.M. Hatta, and Y.A. Wahab, Sci. World J. 2014, 1 (2014).
C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. McFadden, B. McIntyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry, in Symposium on VLSI Technology (2012), p. 131.
Y. Song, H. Zhou, Q. Xu, J. Luo, H. Yin, J. Yan, and H. Zhong, J. Electron. Mater. 40, 1584 (2011).
B.D. Gaynor and S. Hassoun, IEEE Trans. Electron Devices 61, 2738 (2014).
C.H. Lin, R. Kambhampati, R.J. Miller, T.B. Hook, A. Bryant, W. Haensch, P. Oldiges, I. Lauer, T. Yamashita, V. Basker, T. Standaert, K. Rim, E. Leobandung, H. Bu, and M. Khare, in Symposium on VLSI Technology (2012), p. 15.
C.R. Manoj, M. Nagpal, D. Varghese, and V.R. Rao, IEEE Trans. Electron Devices 55, 609 (2008).
P.S. Ranade, Advanced Gate Materials and Processes for Sub-70 nm CMOS Technology. Doctoral dissertation, University of California, Berkeley, 2002.
J. Kretz, L. Dreeskornfeld, R. Schröter, E. Landgraf, F. Hofmann, and W. Rösner, Microelectron. Eng. 73–74, 803 (2004).
L.-Y. Ma, A.N. Nordin, and N. Soin, Microsyst. Technol. 22, 537 (2016).
J.A. Ghani, I.A. Choudhury, and H.H. Hassan, J. Mater. Process. Technol. 145, 84 (2004).
A.H.A. Maheran, P.S. Menon, I. Ahmad, and S. Shaari, Mater. Sci. Semicond. Process. 17, 155 (2014).
G. Taguchi, in International Workshop on Statistical Methodology (2001), p. 1.
Synopsys, Three-dimensional Simulations of Raised Source-Drain FinFET (Synopsys Inc, Mountain View, CA, 2015)
C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, IEEE Trans. Comput. Des. Integr. Circuits Syst. 7, 1164 (1988).
D.M. Caughey and R.E. Thomas, Proc. IEEE 55, 2192 (1967).
Z.M. Li, M. Dion, S.P. McAlister, R.L. Williams, and G.C. Aers, IEEE J. Quantum Electron. 29, 346 (1993).
M.G. Ancona and H.F. Tiersten, Phys. Rev. B 35, 7959 (1987).
J.L. Egley and D. Chidambarrao, Solid State Electron. 36, 1653 (1993).
S. Takagi, A. Toriumi, M. Iwase, and H. Tango, IEEE Trans. Electron Devices 41, 2363 (1994).
S.H. Park, Robust Design and Analysis for Quality Engineering (London: Chapman & Hall, 1996).
I. De, D. Johri, A. Srivastava, and C.M. Osburn, Solid State Electron. 44, 1077 (2000).
A. Khakifirooz, and D.A. Antoniadis, in International Electron Devices Meeting (2006), p. 1.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Rezali, F.A.M., Rasid, M.A.S.A., Othman, N.A.F. et al. Work Function Tuning and Doping Optimization of 22-nm HKMG Raised SiGe/SiC Source–Drain FinFETs. J. Electron. Mater. 46, 1567–1575 (2017). https://doi.org/10.1007/s11664-016-5199-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11664-016-5199-5