Abstract
Cadence offers many technologies and methodologies for hardware/software codesign of advanced electronic and software systems. This chapter outlines many of these technologies and provides a brief overview of their key use models and methodologies. These include advanced verification, prototyping – both virtual and real, emulation, high-level synthesis, design of an Application-Specific Instruction-set Processor (ASIP), and software-driven verification approaches.
Similar content being viewed by others
References
Andrews M, Hristov B (2015) Portable stimulus models for c/SystemC, UVM and emulation. In: Design and verification conference and exhibition (DVCON). Accellera Systems Initiative
Augustine S, Gauthier M, Leibson S, Macliesh P, Martin G, Maydan D, Nedeljkovic N, Wilson B (2009) Generation and use of an ASIP software tool chain. In: Ecker W, Müller W, Dömer R (eds) Hardware-dependent software: principles and practice. Springer, Berlin, pp 173–202
Bailey B, Martin G (2010) ESL models and their application: electronic system level design and verification in practice. Springer, Boston
Bailey B, Martin G, Anderson T (eds) (2005) Taxonomies for the development and verification of digital systems. Springer, New York. The Virtual Socket Interface Alliance lasted from 1996 to 2008 but its archival web site is no longer functional as of 2015. This book may be all that is left of its work
Balarin F, Kondratyev A, Watanabe Y (2016) High level synthesis. In: Scheffer L, Lavagno L, Markov I, Martin G (eds) Electronic design automation for integrated circuits handbook, vol 1, 2nd edn. CRC Press/Taylor and Francis, Boca Raton
Bellas N, Katsavounidis I, Koziri M, Zacharis D (2009) Mapping the AVS video decoder on a heterogeneous dual-core SIMD processor. In: Design automation conference user track. IEEE/ACM. http://www.dac.com/46th/proceedings/slides/07U_2.pdf
Bianchi M, Snyder T, Grabowski D (2015) Denver IP acceleration leveraging enhanced debug. In: CDNLive silicon valley. Cadence Design Systems
Ezer G, Moolenaar D (2006) Mpsoc flow for multiformat video decoder based on configurable and extensible processors. In: GSPx Conference
Friedenthal S, Moore A, Steiner R (2014) A practical guide to SysML, 3rd edn. Morgan-Kaufmann, Boston
Gonzales R (2000) Xtensa: a configurable and extensible processor. IEEE Micro 20(2):60–70
Grötker T, Liao S, Martin G, Swan S (2002) System design with SystemC. Kluwer Academic Publishers, Dordrecht
Heaton N, Behar A (2014) Functional and performance verification of SoC interconnects. Embed Comput Des. http://embedded-computing.com/articles/functional-performance-verification-soc-interconnects/
Ienne P, Leupers R (2006) Customizable embedded processors: design technologies and applications. Morgan Kaufmann/Elsevier, San Francisco
Leibson S (2006) Designing SOCs with configured cores: unleashing the Tensilica Xtensa and diamond cores. Morgan Kaufmann/Elsevier, San Francisco
Martin G, Müller W (eds) (2005) UML for SoC design. Springer, Heidelberg
Martin G, Salefski B (2001) System level design for SoC’s: a progress report – two years on. In: Ashenden P, Mermet J, Seepold R (eds) System-on-chip methodologies and design languages. Springer, Heidelberg, pp 297–306
Martin G, Smith G (2009) High-level synthesis: past, present, and future. IEEE Des Test 26(4):18–25
Maydan D (2011) Evolving voice and audio requirements for smartphones. In: Linley mobile conference. The Linley Group
Melling L, Kaye R (2015) Reducing time to point of interest with accelerated os boot. In: CDNLive silicon valley. Cadence Design Systems
Mishra P, Dutt N (2006) Processor modeling and design tools. In: Scheffer L, Lavagno L, Martin G (eds) Electronic design automation for integrated circuits handbook, vol 1, 1st edn. CRC Press/Taylor and Francis, Boca Raton
Mishra P, Dutt N (eds) (2008) Processor description languages. Elsevier-Morgan Kaufmann, Amsterdam/Boston
Murray D, Boylan S (2013) Lessons from the field: IP/SoC integration techniques that work. In: Design and verification conference and exhibition (DVCON). Accellera Systems Initiative
Puig-Medina M, Ezer G, Konas P (2000) Verification of configurable processor cores. In: Proceedings of design automation conference (DAC). IEEE/ACM, pp 184–188
Rowen C (2012) Power/performance breakthrough for LTE advanced handsets. In: Linley mobile conference. The Linley Group
Rowen C (2015) Instruction set innovation in fourth generation vision DSPs. In: Linley processor conference. The Linley Group
Rowen C, Leibson S (2004) Engineering the complex SoC: fast, flexible design with configurable processors. Prentice-Hall PTR, Upper Saddle River
Rowen C, Nuth P, Fiske S, Binning M, Khouri S (2012) A DSP architecture optimised for wireless baseband. In: International symposium on system-on-chip (ISSOC)
Sanghavi H (2015) Baby you can drive my car: vision-based SoC architectures. In: Linley processor conference. The Linley Group
Sanghavi H, Andrews N (2008) TIE: an ADL for designing application-specific instruction set extensions. In: Mishra P, Dutt N (eds) Processor description languages. Elsevier-Morgan Kaufmann, San Francisco
Wang A, Killian E, Maydan D, Rowen C (2001) Hardware/software instruction set configurability for system-on-chip processors. In: Proceedings of design automation conference (DAC). IEEE/ACM, pp 184–188
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer Science+Business Media Dordrecht
About this entry
Cite this entry
Martin, G., Schirrmeister, F., Watanabe, Y. (2016). Hardware/Software Codesign Across Many Cadence Technologies. In: Ha, S., Teich, J. (eds) Handbook of Hardware/Software Codesign. Springer, Dordrecht. https://doi.org/10.1007/978-94-017-7358-4_33-1
Download citation
DOI: https://doi.org/10.1007/978-94-017-7358-4_33-1
Received:
Accepted:
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-017-7358-4
Online ISBN: 978-94-017-7358-4
eBook Packages: Springer Reference EngineeringReference Module Computer Science and Engineering