Abstract
In this paper, FPGA implementation of a LFSR and PSEUDO_NOISE(PN) sequences are designed and carried out for many purposes. The motivation for that is multifold: LFSR and related PN sequences are indispensable building blocks not only for cipher sequence used in cryptography, steganography but also for BIST (build in self test system), scrambler. There have been a lot of attempts to develop specific circuit and sequences for these applications. However, the interleaving approach renders the optimal products in term of sequences length, statistical properties (distributions, autocorrelation function(ACF) and linear complexity (LC). It will be shown that the Interleaving structure can be easily expressed in time-multiplexing technique (namely Delay operation-D-transform). The equivalence between the D-transform and other well-known methods will be also highlighted in this contribution. Furthermore, the interleaving structure with outstanding LC will be given.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Chi, Q.L., et al.: A hardware oriented method to generate and evaluate nonlinear interleaved sequences with desired properties. J. Inf. Eng. Appl. 6(7), 1–12 (2016)
Hieu, L.M., Quynh, L.C.: Design and analysis of sequences with interleaved structure by D-Transform. IETE J. Res. 51, 61–67 (2005)
He, J.: Interleaved sequences over Finite Field PhD thesis Carleton University Ottawa, Ontario (2013)
Stroud, C.E.: A Designer’s Guide to Built-In Self-Test. Kluwer Academic Publisher (2002)
Zhang (Marvell), J.: EPOC scrambler EEE 802.3bn EPoC TF Meeting November, pp. 1–14 (2013)
Meng, R., Yan, T.: New constructions of binary interleaved sequences with low autocorrelation. Int. J. Netw. Secur. 19(4), 546–550 (2017)
Solomon, S., Gong, G.: Signal Design for Good Correlation for Wireless Communication, Cryptography. Cambridge University (2005)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Son, N.V., Quynh, L.C., Kien, T.V., Du, D.H., Hoa, D.K. (2020). FPGA Implementation of Optimal PN_Sequences by Time_Multiplexing Technique. In: Sattler, KU., Nguyen, D., Vu, N., Tien Long, B., Puta, H. (eds) Advances in Engineering Research and Application. ICERA 2019. Lecture Notes in Networks and Systems, vol 104. Springer, Cham. https://doi.org/10.1007/978-3-030-37497-6_44
Download citation
DOI: https://doi.org/10.1007/978-3-030-37497-6_44
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-37496-9
Online ISBN: 978-3-030-37497-6
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)